











LMK60E2-100M, LMK60E2-125M, LMK60E2-156M, LMK60E0-156M LMK60E0-212M, LMK60I2-100M, LMK60I2-322M

SNAS718C - DECEMBER 2016-REVISED DECEMBER 2017

LMK60XX High Performance Low Jitter Oscillator

Features

- Low Noise, High Performance
 - Jitter: 150 fs RMS Typical Fout > 100 MHz
 - PSRR: -60 dBc, Robust Supply Noise **Immunity**
- Supported Output Format
 - LVPECL, LVDS and HCSL up to 400 MHz
- Total Frequency Tolerance of ±50 ppm (LMK60X2) and ± 25 ppm (LMK60X0)
- 3.3-V Operating Voltage
- Industrial Temperature Range (-40°C to +85°C)
- 7-mm x 5-mm 6-pin Package That is Pin-Compatible With Industry Standard 7050 XO Package

2 Applications

- High-Performance Replacement for Crystal-, SAW-, or Silicon-Based Oscillators
- Switches, Routers, Network Line Cards, Base Band Units (BBU), Servers, Storage/SAN
- Test and Measurement
- Medical Imaging
- FPGA, Processor Attach

3 Description

The LMK60EX is a family of low jitter oscillators that generate a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL, LVDS, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ±5% supply.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	SIZE
LMK60E2-100M	QFM (6)	7.00 mm × 5.00 mm
LMK60E2-125M	QFM (6)	7.00 mm × 5.00 mm
LMK60E2-156M	QFM (6)	7.00 mm × 5.00 mm
LMK60E0-156M	QFM (6)	7.00 mm × 5.00 mm
LMK60E0-212M	QFM (6)	7.00 mm × 5.00 mm
LMK60I2-100M	QFM (6)	7.00 mm × 5.00 mm
LMK60I2-322M	QFM (6)	7.00 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Output Frequency Options

PART NUMBER	OUTPUT FREQ (MHz) AND FORMAT	TOTAL FREQ STABILITY (ppm)
LMK60E2-100M	100 LVPECL	±50
LMK60E2-125M	125 LVPECL	±50
LMK60E2-156M	156.25 LVPECL	±50
LMK60E0-156M	156.25 LVPECL	±25
LMK60E0-212M	212.5 LVPECL	±25
LMK60I2-100M	100 HCSL	±50
LMK60I2-322M	322.265625 HCSL	±50

Pinout










Table of C	ontents
------------	---------


1 2 3 4 5 6	Features 1 Applications 1 Description 1 Revision History 2 Pin Configuration and Functions 3 Specifications 3 6.1 Absolute Maximum Ratings 3 6.2 ESD Ratings 3 6.3 Recommended Operating Conditions 4 6.4 Thermal Information 4 6.5 Electrical Characteristics - Power Supply 4 6.6 LVPECL Output Characteristics 4 6.7 LVDS Output Characteristics 5 6.8 HCSL Output Characteristics 5 6.9 OE Input Characteristics 5 6.10 Frequency Tolerance Characteristics 5	7 8 9 10	10.1 Receiving Notification of Documentation Updates 10.2 Community Resources	6 6 7 7 9 9 11 11 11 11 11 11 11 11 11 11 11 11
han	Revision History ges from Revision B (November 2017) to Revision C		Pa	_
N	ew release of LMK60E2-100M			_1
han	ges from Revision A (June 2017) to Revision B		Pa	ge
Ν	ew release of LMK60E2-125Mew release of LMK60I2-100Mew release of LMK60I2-322M			. 1

Changes from Original (December 2016) to Revision A

Page



5 Pin Configuration and Functions



Pin Functions

PI	IN	1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
POWER		•			
GND	3	Ground	Device ground		
VDD	6	Analog	3.3-V power supply		
OUTPUT BLO	OUTPUT BLOCK				
OUTP, OUTN	4, 5	Universal	Differential output pair (LVPECL, LVDS or HCSL).		
DIGITAL CON	TROL / INTERI	FACES			
NC	2	N/A	No connect		
OE	1	LVCMOS	Output enable (internal pullup). When set to low, output pair is disabled and set at high impedance.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
VDD	Device supply voltage	-0.3	3.6	V
V_{IN}	Output voltage for logic inputs	-0.3	VDD + 0.3	V
V_{OUT}	Output voltage for clock outputs	-0.3	VDD + 0.3	V
T_{J}	Junction temperature		150	°C
T _{STG}	Storage temperature	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\ /	Clastrostatia dia sharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD) Electrostatic disch	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Device supply voltage	3.135	3.3	3.465	V
T _A	Ambient temperature	-40	25	85	°C
T_{J}	Junction temperature			105	°C
t _{RAMP}	VDD power-up ramp time	0.1		100	ms

6.4 Thermal Information

		LMK60EX (2) (3) (4)	
	THERMAL METRIC ⁽¹⁾	SIA (QFM)	LIMIT
	THERMAL METRIC**	6 PINS	UNIT
		Airflow (LFM) 0	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	46.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	48.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics - Power Supply (1)

 $VDD = 3.3 \text{ V} \pm 5\%, T_{\Delta} = -40 \text{C} \text{ to } 85^{\circ}\text{C}$

11						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		LVPECL ⁽²⁾		95	110	
IDD	Device current consumption	LVDS		85	100	mA
		HCSL ⁽³⁾		90	105	
IDD-PD	Device current consumption when output is disabled	OE = GND		70		mA

⁽¹⁾ Refer to Parameter Measurement Information for relevant test conditions.

6.6 LVPECL Output Characteristics (1)

 $VDD = 3.3 V \pm 5\%, T_A = -40C \text{ to } 85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OUT}	Output frequency ⁽²⁾				400	MHz
V _{OD}	Output voltage swing (V _{OH} – V _{OL}) ⁽²⁾		700	950	1200	mV
V _{OUT, DIFF, PP}	Differential output peak-to-peak swing			$2 \times V_{OD} $		V
V _{OS}	Output common-mode voltage		V	DD – 1.45		V
t _R / t _F	Output rise/fall time (20% to 80%) ⁽³⁾			260	350	ps
ODC	Output duty cycle ⁽³⁾		45%		55%	

⁽¹⁾ Refer to Parameter Measurement Information for relevant test conditions.

⁽²⁾ The package thermal resistance is calculated on a 4 layer JEDEC board.

⁽³⁾ Connected to GND with 2 thermal vias (0.3-mm diameter).

⁽⁴⁾ ψJB (junction to board) is used when the main heat flow is from the junction to the GND pad. Please refer to Thermal Considerations section for more information on ensuring good system reliability and quality.

⁽²⁾ On-chip power dissipation should exclude 40 mW, dissipated in the 150 Ω termination resistors, from total power dissipation.

⁽³⁾ Excludes load current.

⁽²⁾ An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec.

⁽³⁾ Ensured by characterization.



6.7 LVDS Output Characteristics⁽¹⁾

 $VDD = 3.3 V \pm 5\%, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{OUT}	Output frequency ⁽¹⁾				400	MHz
V_{OD}	Output voltage swing $(V_{OH} - V_{OL})^{(1)}$		300	390	480	mV
$V_{OUT,\;DIFF,\;PP}$	Differential output peak-to-peak swing			2 x V _{OD}		V
V _{OS}	Output common-mode voltage			1.2		V
t_R / t_F	Output rise/fall time (20% to 80%) ⁽²⁾			260	350	ps
ODC	Output duty cycle (2)		45%		55%	
R _{OUT}	Differential output impedance			107		Ω

An output frequency over f_{OUT} max spec is possible, but output swing may be less than V_{OD} min spec. Ensured by characterization.

6.8 HCSL Output Characteristics(1)

 $VDD = 3.3 V \pm 5\%, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f_{OUT}	Output frequency			400	MHz
V_{OH}	Output high voltage		660	900	mV
V_{OL}	Output low voltage		-100	100	mV
V _{CROSS}	Absolute crossing voltage ⁽²⁾⁽³⁾		250	475	mV
V _{CROSS-DELTA}	Variation of V _{CROSS} (2)(3)		0	140	mV
dV/dt	Slew rate (4)		1	3	V/ns
ODC	Output duty cycle ⁽⁴⁾		45%	55%	

Refer to Parameter Measurement Information for relevant test conditions.

6.9 OE Input Characteristics

 $VDD = 3.3 V \pm 5\%, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{IH}	Input high voltage		1.4		V
V _{IL}	Input low voltage			0.6	V
I _{IH}	Input high current	V _{IH} = VDD	-40	40	μΑ
I _{IL}	Input low current	$V_{IL} = GND$	-40	40	μΑ
C _{IN}	Input capacitance			2	pF

6.10 Frequency Tolerance Characteristics (1)

 $VDD = 3.3 V \pm 5\%, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
	Total francisco estados es	LMK60X2: All output formats, frequency bands and device junction temperature up to 105°C; includes initial freq tolerance, temperature & supply voltage variation, solder reflow and 5-year aging at 40°C	-50	50	ppm
ĬΤ	Total frequency tolerance	LMK60X0: All output formats, frequency bands and device junction temperature up to 105°C; includes initial freq tolerance, temperature & supply voltage variation, solder reflow and 5-year aging at 40°C	-25	25	ppm

⁽¹⁾ Ensured by characterization.

Measured from -150 mV to +150 mV on the differential waveform with the 300 mVpp measurement window centered on the differential zero crossing.

Ensured by design.

Ensured by characterization.



6.11 Power-On/Reset Characteristics (VDD)

 $VDD = 3.3 V \pm 5\%, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{THRESH}	Threshold voltage (1)		2.85		3	V
V_{DROOP}	Allowable voltage droop (2)				0.1	V
t _{STARTUP}	Start-up time (1)	Time elapsed from VDD at 3.135 V to output enabled			10	ms
t _{OE-EN}	Output enable time ⁽²⁾	Time elapsed from OE at V _{IH} to output enabled			50	μs
t _{OE-DIS}	Output disable time (2)	Time elapsed from OE at V _{IL} to output disabled			50	μs

⁽¹⁾ Ensured by characterization.

6.12 PSRR Characteristics(1)

 $VDD = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
	Spure induced by FO mV	Sine wave at 50 kHz		-60				
PSRR	Spurs induced by 50-mV power supply ripple (2)(3) at	Sine wave at 100 kHz	-60			dD.a		
PSKK	156.25-MHz output, all	Sine wave at 500 kHz		-60		dBc		
	output types	Sine wave at 1 MHz		-60				

⁽¹⁾ Refer to Parameter Measurement Information for relevant test conditions.

6.13 PLL Clock Output Jitter Characteristics (1)(2)

 $VDD = 3.3 V \pm 5\%, T_A = -40$ °C to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
F	RJ RMS phase jitter ⁽³⁾ (12 kHz – 20 MHz)	f _{OUT} ≥ 100 MHz, all output types		150	250	fs RMS

⁽¹⁾ Refer to Parameter Measurement Information for relevant test conditions.

6.14 Additional Reliability and Qualification

PARAMETER	CONDITION / TEST METHOD
Mechanical Shock	MIL-STD-202, Method 213
Mechanical Vibration	MIL-STD-202, Method 204
Moisture Sensitivity Level	J-STD-020, MSL3

⁽²⁾ Ensured by design.

⁽²⁾ Measured max spur level with 50 mVpp sinusoidal signal between 50 kHz and 1 MHz applied on VDD pin

⁽³⁾ DJ_{SPUR} (ps, pk-pk) = $[2*10(SPUR/20) / (\pi*f_{OUT})]*1e6$, where PSRR or SPUR in dBc and f_{OUT} in MHz.

⁽²⁾ Phase jitter measured with Agilent E5052 signal source analyzer using a differential-to-single ended converter (balun or buffer).

⁽³⁾ Ensured by characterization.



7 Parameter Measurement Information

7.1 Device Output Configurations

Figure 1. LVPECL Output DC Configuration During Device Test

High impedance differential probe

LMK60XX LVDS Oscilloscope

Figure 2. LVDS Output DC Configuration During Device Test




Figure 3. HCSL Output DC Configuration During Device Test (1)




Figure 4. LVPECL Output AC Configuration During Device Test



Device Output Configurations (continued)




Figure 5. LVDS Output AC Configuration During Device Test




Figure 6. HCSL Output AC Configuration During Device Test




Figure 7. PSRR Test Setup




Figure 8. Differential Output Voltage and Rise/Fall Time



8 Power Supply Recommendations

For best electrical performance of LMK60EX, TI recommends using a combination of 10 µF, 1 µF, and 0.1 µF on its power-supply bypass network. TI also recommends using component side mounting of the power-supply bypass capacitors and it is best to use 0201 or 0402 body size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low impedance connection to the ground plane. Figure 9 shows the layout recommendation for power supply decoupling of LMK60EX.

9 Layout

9.1 Layout Guidelines

The following sections provides recommendations for board layout, solder reflow profile, and power supply bypassing when using LMK60EX to ensure good thermal and electrical performance, along with overall signal integrity of entire system.

9.1.1 Ensuring Thermal Reliability

The LMK60EX is a high-performance device. Therefore, pay careful attention to device configuration and the printed-circuit board (PCB) layout with respect to power consumption. The ground pin must be connected to the ground plane of the PCB through three vias or more, as shown in Figure 9, to maximize thermal dissipation out of the package.

Equation 1 describes the relationship between the PCB temperature around the LMK60EX and its junction temperature.

$$T_B = T_J - \Psi_{JB} * P$$

where

- T_B: PCB temperature around the LMK60EX
- T_{.I}: Junction temperature of LMK60EX
- Ψ_{IB}: Junction-to-board thermal resistance parameter of LMK60EX (48.7°C/W without airflow)
- P: On-chip power dissipation of LMK60EX

To ensure that the maximum junction temperature of LMK60EX is below 105°C, it can be calculated that the

maximum PCB temperature without airflow should be at 87°C or below when the device is optimized for best performance resulting in maximum on-chip power dissipation of 0.36 W.

9.1.2 Best Practices for Signal Integrity

For best electrical performance and signal integrity of entire system with LMK60EX, TI recommends routing vias into decoupling capacitors and then into the LMK60EX. TI also recommends increasing the via count and width of the traces wherever possible. These steps ensure lowest impedance and shortest path for high frequency current flow. Figure 9 shows the layout recommendation for LMK60EX.

(1)



Layout Guidelines (continued)




Figure 9. LMK60EX Layout Recommendation for Power Supply and Ground

9.1.3 Recommended Solder Reflow Profile

TI recommends following the recommendations of the solder paste supplier to optimize flux activity and to achieve proper melting temperatures of the alloy within the guidelines of J-STD-20. Processing the LMK60EX to be processed with the lowest peak temperature possible while also remaining below the components peak temperature rating as listed on the MSL label is preferred. The exact temperature profile would depend on several factors including maximum peak temperature for the component as rated on the MSL label, board thickness, PCB material type, PCB geometries, component locations, sizes, densities within PCB, as well as the recommended soldering profile from the manufacturer and capability of the reflow equipment to as confirmed by the SMT assembly operation.



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

10.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




SIA0006A



PACKAGE OUTLINE

QFM - 1.15 mm max height

QUAD FLAT MODULE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

www.ti.com




EXAMPLE BOARD LAYOUT

SIA0006A

QFM - 1.15 mm max height

QUAD FLAT MODULE



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




EXAMPLE STENCIL DESIGN

SIA0006A

QFM - 1.15 mm max height

QUAD FLAT MODULE



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





6-Dec-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK60E0-156M25SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E0 156M25	Samples
LMK60E0-156M25SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E0 156M25	Samples
LMK60E0-212M50SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E0 212M50	Samples
LMK60E0-212M50SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E0 212M50	Samples
LMK60E2-100M00SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 100M00	Samples
LMK60E2-100M00SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 100M00	Samples
LMK60E2-125M00SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 125M00	Samples
LMK60E2-125M00SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 125M00	Samples
LMK60E2-156M25SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	Call TI NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 156M25	Samples
LMK60E2-156M25SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	Call TI NIAU	Level-3-260C-168 HR	-40 to 85	LMK60E2 156M25	Samples
LMK60I2-100M00SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60I2 100M00	Samples
LMK60I2-100M00SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60I2 100M00	Samples
LMK60I2-322M26SIAR	ACTIVE	QFM	SIA	6	2500	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60I2 322M26	Samples
LMK60I2-322M26SIAT	ACTIVE	QFM	SIA	6	250	Green (RoHS & no Sb/Br)	NIAU	Level-3-260C-168 HR	-40 to 85	LMK60I2 322M26	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

6-Dec-2017

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2019


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK60E0-156M25SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E0-156M25SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E0-212M50SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E0-212M50SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E2-100M00SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E2-100M00SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E2-125M00SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E2-125M00SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E2-156M25SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60E2-156M25SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60I2-100M00SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60I2-100M00SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60I2-322M26SIAR	QFM	SIA	6	2500	330.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1
LMK60I2-322M26SIAT	QFM	SIA	6	250	178.0	16.4	5.5	7.5	1.5	8.0	16.0	Q1

www.ti.com 3-Aug-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK60E0-156M25SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60E0-156M25SIAT	QFM	SIA	6	250	213.0	191.0	55.0
LMK60E0-212M50SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60E0-212M50SIAT	QFM	SIA	6	250	210.0	185.0	35.0
LMK60E2-100M00SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60E2-100M00SIAT	QFM	SIA	6	250	210.0	185.0	35.0
LMK60E2-125M00SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60E2-125M00SIAT	QFM	SIA	6	250	210.0	185.0	35.0
LMK60E2-156M25SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60E2-156M25SIAT	QFM	SIA	6	250	210.0	185.0	35.0
LMK60I2-100M00SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60I2-100M00SIAT	QFM	SIA	6	250	210.0	185.0	35.0
LMK60I2-322M26SIAR	QFM	SIA	6	2500	367.0	367.0	38.0
LMK60I2-322M26SIAT	QFM	SIA	6	250	210.0	185.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated